We devise a finite-element model to analyze the thermal performance of collector-up (C-up) heterojunction bipolar transistors (HBTs) with a thermal-via configuration. A demonstration on the GaInP/GaAs C-up HBT is presented in this Brief, and the novelty of this work is that both 2D and 3D temperature-distribution analyses are performed. The 2D results indicate that the original thermal-via configuration can be reduced by 29%. Furthermore, the results show that the maximum temperature within the collector calculated from 3D analysis is lower than that from the 2D analysis. Based on the 3D analysis, it is revealed that the reported configuration can be reduced by 32%. Therefore, the C-up HBT with a compact thermal-via should be helpful for miniaturization of heat-dissipation packaging configurations within HBT-based high-power amplifiers.

1.
Liu
,
W.
,
Kim
,
T.
,
Ikalainen
,
P.
, and
Khatibzadeh
,
A.
, 1994, “
High Linearity Power X-Band GaInP/GaAs Hetero-Junction Bipolar Transistor
,”
IEEE Electron Device Lett.
0741-3106,
15
(
6
), pp.
191
192
.
2.
Chen
,
P. –F.
,
Hsin
,
U. –M. T.
,
Welty
,
R. J.
,
Asbeck
,
P. M.
,
Pierson
,
R. L.
,
Zampardi
,
P. J.
,
Ho
,
W. –J.
,
Vincent Ho
,
M. C.
, and
Chang
,
M. F.
, 1999, “
Application of GaInP/GaAs DHBT’s to Power Amplifiers for Wireless Communications
,”
IEEE Trans. Microwave Theory Tech.
0018-9480,
47
(
8
), pp.
1433
1438
.
3.
Gao
,
G. –B.
,
Wang
,
M. –Z.
,
Gui
,
X.
, and
Morkoc
,
H.
, 1989, “
Thermal Design Studies of High-Power Heterojunction Bipolar Transistors
,”
IEEE Trans. Electron Devices
0018-9383,
36
, pp.
854
862
.
4.
Kroemer
,
H.
, 1982, “
Heterostructure Bipolar Transistors and Integrated Circuits
,”
Proc. IEEE
0018-9219,
70
(
1
), pp.
13
25
.
5.
Choi
,
L. J.
,
Sibaja-Hernandez
,
A.
,
Venegas
,
R.
,
Huylenbroeck
,
S. V.
, and
Decoutere
,
S.
, 2008, “
SiGe HBTs With Normal High-Speed Emitter-Up and Reverse Low-Power Collector-Up Operation
,”
IEEE Trans. Electron Devices
0018-9383,
55
(
1
), pp.
358
364
.
6.
Jung
,
D. Y.
,
Kim
,
H. S.
,
Hong
,
S. E.
, and
Nam
,
E. S.
, 2004, “
OEIC Design Using InP SHBT/PD on Vertically Stacked Layers for 10-Gbps Optical Communication Systems
,”
J. Korean Phys. Soc.
0374-4884,
45
(
3
), pp.
738
741
.
7.
Stenzel
,
R.
,
Würfl
,
J.
,
Richter
,
E.
,
Pigorsch
,
C.
, and
Klix
,
W.
, 1998, “
Simulation of Influence of Heat Removal on Power Gains of Heterojunction Bipolar Transistor
,”
Proceedings of the WOCSDIC
, Zeuthen, pp.
53
54
.
8.
Osone
,
Y.
,
Mochizuki
,
K.
, and
Tanaka
,
K.
, 2005, “
Thermal Performance of Collector-Up HBTs for Small High-Power Amplifiers With a Novel Thermal Via Structure Underneath the HBT Fingers
,”
IEEE Trans. Compon. Packag. Technol.
1521-3331,
28
(
1
), pp.
34
38
.
9.
Tseng
,
H. C.
,
Lee
,
P. H.
, and
Chou
,
J. H.
, 2007, “
Improved Design of Thermal-Via Structures and Circuit Parameters for Advanced Collector-Up HBTs as Miniature High-Power Amplifiers
,”
IEICE Trans. Electron.
0916-8524,
E90-C
(
2
), pp.
539
542
.
10.
Tseng
,
H. C.
, “
Evaluation of Packaging Effects on GaInP/GaAs Collector-Up HBTs: Simulation and Experimental Comparison
,” unpublished.
You do not currently have access to this content.