In this study, the effects of the temperature cyclic loading on three lead-free solder joints of 96.5Sn–3.5Ag, 95.5Sn–3.8Ag-0.7Cu, and 95.5Sn–3.9Ag-0.6Cu bumped wafer level chip scale package (WLCSP) on printed circuit board assemblies are investigated by Taguchi method. The orthogonal arrays of L16 is applied to examine the shear strain effects of solder joints under five temperature loading parameters of the temperature ramp rate, the high and low temperature dwells, and the dwell time of both high and low temperatures by means of three simulated analyses of creep, plastic, and plastic-creep behavior on the WLCSP assemblies. It is found that the temperature dwell is the most significant factor on the effects of shear strain range from these analyses. The effect of high temperature dwell on the shear strain range is larger than that of low temperature dwell in creep analysis, while the effect of high temperature dwell on the shear strain range is smaller than that of low temperature dwell in both plastic and plastic-creep analyses.

Issue Section:
Research Papers
Keywords:
assembling, chip scale packaging, creep, integrated circuit manufacture, printed circuits, solders, Taguchi methods, wafer level packaging, temperature cyclic loading, Taguchi method, lead-free solder, wafer level chip scale package (WLCSP)
Topics:
Creep, Lead-free solders, Semiconductor wafers, Shear (Mechanics), Solder joints, Taguchi methods, Temperature, Solders, Low temperature
1.
Wiese
,
S.
, and
Meusel
,
E.
, 2003, “
Characterization of Lead-Free Solders in Flip-Chip Joints
,”
ASME J. Electron. Packag.
1043-7398,
125
, pp.
531
–
538
.
Crossref
Search ADS
 
2.
Darveaux
,
R.
, and
Banerji
,
K.
, 1991, “
Fatigue Analysis of Flip Chip Assemblies Using Thermal Stress Simulations and a Coffin-Manson Relation
,”
41st Electronic Components and Technology Conference
, May, pp.
797
–
805
.
3.
Yu
,
Q.
, and
Shiratori
,
M.
, 1997, “
Fatigue Strength Prediction of Microelectronic Solder Joints Under Thermal Cyclic Loading
,”
IEEE Trans. Compon., Packag. Manuf. Technol., Part A
1070-9886,
20
(
3
), pp.
226
–
273
.
4.
Ghaffarian
,
R.
, and
Kim
,
N. P.
, 2001, “
Effect of Thermal Cycling Ramp Rate on CSP Assembly Reliability
,”
Proceedings of the 51st Electronic Components and Technology Conference
, May, pp.
1170
–
1174
.
5.
Pang
,
J. H. L.
, and
Low
,
T. H.
, 2002, “
Modeling Thermal Cycling and Thermal Shock Tests for FCOB
,”
Eighth Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems
, May, pp.
987
–
992
.
6.
Pitarresi
,
J.
,
Chaparala
,
S.
,
Sammakia
,
B.
,
Nguyen
,
L.
,
Patwardhan
,
V.
,
Zhang
,
L.
, and
Kelkar
,
N.
, 2002, “
A Parametric Solder Joint Reliability Model for Wafer Level-Chip Scale Package
,”
Proceedings of the 52nd Electronic Components and Technology Conference
,
San Diego, CA
, pp.
1323
–
1328
.
7.
Zhai
,
C. J.
,
Sidharth
, and
Blish
,
R.
II, 2003, “
Board Level Solder Reliability vs. Ramp Rate & Dwell Time During Temperature Cycling
,”
IEEE 03CH37400, 41st Annual International Reliability Physics Symposium
, pp.
447
–
451
.
8.
Mertol
,
A.
, 2000, “
Application of the Taguchi Method to Chip Scale Package (CSP) Design
,”
IEEE Trans. Adv. Packag.
1521-3323,
23
(
2
), pp.
266
–
276
.
Crossref
Search ADS
 
9.
Jong
,
W. R.
,
Chen
,
S. C.
,
Tsai
,
H. C.
,
Chiu
,
C. C.
, and
Chang
,
H. T.
, 2006, “
The Geometrical Effects of Bumps on the Fatigue Life of Flip-Chip Packages by Taguchi Method
,”
J. Reinf. Plast. Compos.
0731-6844,
25
(
1
).
10.
Roy
,
R. K.
, 1990,
A Primer on the Taguchi Method
,
Van Nostrand Reinhold
,
New York
.
11.
Lau
,
J. H.
,
Pan
,
S. H.
, and
Chang
,
C.
, 2002, “
Creep Analysis of Wafer Level Chip Scale Package (WLCSP) With 96.5Sn–3.5Ag and 100In Lead-Free Solder Joints and Microvia Build-Up Printed Circuit Board
,”
ASME J. Electron. Packag.
1043-7398,
124
(
2
), pp.
69
–
76
.
Crossref
Search ADS
 
12.
Thanachayanont
,
C.
, and
Ramungul
,
N.
, 2002, “
Low-Cost Lead-Free Solder for EE Industries
,”
IEEE ICIT’02
,
Bangkok, Thailand
, Dec. pp.
1213
–
1218
.
13.
Lau
,
J. H.
,
Dauksher
,
W.
, and
Smetana
,
J.
, 2003, “
HDPUG’s Design for Lead-Free Solder Joint Reliability of High-Density Packages
,”
Presented at IPC SMEMA Council APEX®
, pp.
S42
-2-1-S42-2-
13
, http://www.GoAPEX.orghttp://www.GoAPEX.org
14.
Hong
,
B. Z.
, 1998, “
Thermal Fatigue Analysis of a CBGA Package With Lead-free Solder Fillets
,”
Proceedings of the Sixth Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems
, May, pp.
205
–
211
.
15.
Pang
,
J. H. L.
,
Xiong
,
B. S.
, and
Che
,
F. X.
, 2004, “
Modeling Stress Strain Curves for Lead-Free 95.5Sn-3.8Ag-0.7Cu Solder
,”
Proceeding of the Fifth International Conference on Thermal and Mechanical Simulation and Experiments in Microelectronics and Microsystems
, May, pp.
449
–
453
.
16.
Vianco
,
P. T.
,
Rejent
,
J. A.
, and
Kilgo
,
A. C.
, 2003, “
Time-Independent Mechanical and Physical Properties of the Ternary 95.5Sn–3.9Ag–0.6Cu Solder
,”
J. Electron. Mater.
0361-5235,
32
(
3
), pp.
142
–
151
.
Crossref
Search ADS
 
17.
ANSYS
, 2004, Nonlinear Structural Analysis, ANSYS Users’ Manual, Release 8.1.
Copyright © 2008
 by American Society of Mechanical Engineers
You do not currently have access to this content.