The presence of dissimilar material systems and thermal gradients introduces thermal stresses in multi-layered electronic assemblies and packages during fabrication and operation. The thermal stresses of the chip-substrate structure near free edges play an important role in determining the reliability of electronic packaging structures. Therefore, it is important to provide designers a good estimate of free edge stresses. According to the heat conduction mechanism of integrated circuits, the temperature field distribution in the chip and substrate is derived and solved when the chip works in a steady state. Taking the temperature field in the chip and substrate as the heat source, we solve the thermal stress field in the chip and substrate by using the technique of Fourier’s series expansion. The effects of geometric parameters of the chip and substrate on thermal stresses are analyzed. From the analysis of thermal stresses in the chip-substrate structure, it can be found that the stress concentration near free edges is more prominent. In the design of electronic packagings, the stress concentration near free edges which may cause cracking and delamination leading to the failure or malfunction of electronic assemblies and packages should be taken into account in details.
Skip Nav Destination
Article navigation
September 2004
Research Papers
The Thermoelastic Analysis of Chip-Substrate System
Linzhi Wu
Linzhi Wu
School of Astronautics, Harbin Institute of Technology, Harbin 150001, P.R. China
Search for other works by this author on:
Linzhi Wu
School of Astronautics, Harbin Institute of Technology, Harbin 150001, P.R. China
Contributed by the Electronic and Photonic Packaging Division for publication in the JOURNAL OF ELECTRONIC PACKAGING. Manuscript received May 2003; final revision, Jan. 2004. Associate Editor: S. McKeown.
J. Electron. Packag. Sep 2004, 126(3): 325-332 (8 pages)
Published Online: October 6, 2004
Article history
Received:
May 1, 2003
Revised:
January 1, 2004
Online:
October 6, 2004
Citation
Wu, L. (October 6, 2004). "The Thermoelastic Analysis of Chip-Substrate System ." ASME. J. Electron. Packag. September 2004; 126(3): 325–332. https://doi.org/10.1115/1.1772413
Download citation file:
Get Email Alerts
Cited By
Sequential Versus Concurrent Effects in Combined Stress Solder Joint Reliability
J. Electron. Packag
Anand Model Constants of Sn-Ag-Cu Solders: What Do They Actually Mean?
J. Electron. Packag
Related Articles
One-Dimensional Moving Heat Source in a Hollow FGM Cylinder
J. Pressure Vessel Technol (April,2009)
Thermal Stresses
J. Appl. Mech (January,2001)
General Solution for Mechanical and Thermal Stresses in a Functionally Graded Hollow Cylinder due to Nonaxisymmetric Steady-State Loads
J. Appl. Mech (January,2003)
On Perturbation Solutions for Nearly Circular Inclusion Problems in Plane Thermoelasticity
J. Appl. Mech (January,2002)
Related Proceedings Papers
Related Chapters
Introduction
Introduction to Finite Element, Boundary Element, and Meshless Methods: With Applications to Heat Transfer and Fluid Flow
Analysis of Shutdown Mode at BarsebÄck 2; an Approach to a Combined PSA, HFA and Deterministic Analysis (PSAM-0117)
Proceedings of the Eighth International Conference on Probabilistic Safety Assessment & Management (PSAM)
Flexibility Analysis
Process Piping: The Complete Guide to ASME B31.3, Third Edition