Due to the CPU limitation of the computer hardware currently available, the three-dimensional full-scaled finite element model of wafer level packaging is impractical for the reliability analysis and fatigue life prediction. In order to significantly reduce the simulation CPU time, an equivalent beam method based on the micro-macro technique with multi-point constraint method is proposed in the present study. The proposed novel equivalent beam consists of three/five sections to simulate the three-dimensional solder joint with different upper/lower pad size. Moreover, the total length of the proposed equivalent beam equals to the stand-of-height of the realistic solder joint. To compare the results of equivalent beam and full-scaled model, a wafer level packaging with 48 I/O is selected as a benchmark model in this study. The result shows that the equivalent beam model can reduce approximately 80 percent CPU time, and good agreement between the equivalent beam model and the full-scaled model are achieved.
Skip Nav Destination
e-mail: knchiang@pme.nthu.edu.tw
Article navigation
December 2003
Technical Papers
Micro to Macro Thermo-Mechanical Simulation of Wafer Level Packaging
Chang-An Yuan, Research Assistant,
Chang-An Yuan, Research Assistant
Department of Power Mechanical Engineering, National Tsing Hua University, 101, Sec. 2, Kuang-Fu Rd., HsinChu Taiwan 300
Search for other works by this author on:
Kou-Ning Chiang, Professor
e-mail: knchiang@pme.nthu.edu.tw
Kou-Ning Chiang, Professor
Department of Power Mechanical Engineering, National Tsing Hua University, 101, Sec. 2, Kuang-Fu Rd., HsinChu Taiwan 300
Search for other works by this author on:
Chang-An Yuan, Research Assistant
Department of Power Mechanical Engineering, National Tsing Hua University, 101, Sec. 2, Kuang-Fu Rd., HsinChu Taiwan 300
Kou-Ning Chiang, Professor
Department of Power Mechanical Engineering, National Tsing Hua University, 101, Sec. 2, Kuang-Fu Rd., HsinChu Taiwan 300
e-mail: knchiang@pme.nthu.edu.tw
Contributed by the Electronic and Photonic Packaging Division for publication in the JOURNAL OF ELECTRONIC PACKAGING. Manuscript received November 2002. Associate Editor: L. Ernst.
J. Electron. Packag. Dec 2003, 125(4): 576-581 (6 pages)
Published Online: December 15, 2003
Article history
Received:
November 1, 2002
Online:
December 15, 2003
Citation
Yuan, C., and Chiang, K. (December 15, 2003). "Micro to Macro Thermo-Mechanical Simulation of Wafer Level Packaging ." ASME. J. Electron. Packag. December 2003; 125(4): 576–581. https://doi.org/10.1115/1.1604159
Download citation file:
Get Email Alerts
Cited By
Anand Model Constants of Sn–Ag–Cu Solders: What Do They Actually Mean?
J. Electron. Packag (June 2025)
Sequential Versus Concurrent Effects in Combined Stress Solder Joint Reliability
J. Electron. Packag (June 2025)
Related Articles
Lead-On-Chip Versus Chip-On-Lead Packages and Solder Failure Criteria
J. Electron. Packag (September,2000)
Improvement of Thermo-Mechanical Reliability of Wafer-Level Chip Scale Packaging
J. Electron. Packag (March,2018)
Solder Joint Reliability of Wafer Level Chip Scale Packages (WLCSP): A Time-Temperature-Dependent Creep Analysis
J. Electron. Packag (December,2000)
Parameterized Modeling of Thermomechanical Reliability for CSP Assemblies
J. Electron. Packag (December,2003)
Related Proceedings Papers
Related Chapters
Microstructure Evolution and Physics-Based Modeling
Ultrasonic Welding of Lithium-Ion Batteries
Data Tabulations
Structural Shear Joints: Analyses, Properties and Design for Repeat Loading
New Guidelines on Assessing the Risk of Fatigue Failure and Remaining Life of Ageing Pressure Vessels:
Ageing and Life Extension of Offshore Facilities